

# BRIEF CONTENTS

---

	Preface	ix
<b>Chapter 1</b>	Introduction	1
<b>Chapter 2</b>	Switching Algebra and Logic Circuits	37
<b>Chapter 3</b>	More Algorithmic Simplification Techniques	115
<b>Chapter 4</b>	Solving Larger Problems	231
<b>Chapter 5</b>	Sequential Systems	323
<b>Chapter 6</b>	Solving Larger Sequential Problems	439
<b>Chapter 7</b>	Simplification of Sequential Circuits	487
	Appendix Laboratory Experiments	535
	Index	563

# CONTENTS

---

Preface ix

## Chapter 1

### Introduction 1

- 1.1 A Brief Review of Number Systems 3
  - 1.1.1 *Octal and Hexadecimal* 6
  - 1.1.2 *Binary Addition* 8
  - 1.1.3 *Signed Numbers* 10
  - 1.1.4 *Binary Subtraction* 13
  - 1.1.5 *Binary Coded Decimal (BCD)* 15
- 1.2 The Design Process for Combinational Systems 16
- 1.3 The Development of Truth Tables 19
- 1.4 Don't Care Conditions 21
- 1.5 The Laboratory 23
- 1.6 Solved Problems 24
- 1.7 Exercises 33

## Chapter 2

### Switching Algebra and Logic Circuits 37

- 2.1 Definition of Switching Algebra 38
- 2.2 Basic Properties of Switching Algebra 41
- 2.3 Manipulation of Algebraic Functions 43
- 2.4 Implementation of Functions with AND, OR, and NOT Gates 48
- 2.5 From the Truth Table to Algebraic Expressions 51
- 2.6 Introduction to the Karnaugh Map 55
- 2.7 The Complement and Product of Sums 62
- 2.8 NAND, NOR, and Exclusive-OR Gates 65
- 2.9 Simplification of Algebraic Expressions 71

2.10 Manipulation of Algebraic Functions and NAND Gate Implementations 79

2.11 A More General Boolean Algebra 87

2.12 Solved Problems 89

2.13 Exercises 108

## Chapter 3

### More Algorithmic Simplification Techniques 115

- 3.1 The Karnaugh Map 116
  - 3.1.1 *Minimum Sum of Product Expressions Using the Karnaugh Map* 119
  - 3.1.2 *Don't Cares* 132
  - 3.1.3 *Product of Sums* 136
  - 3.1.4 *Minimum Cost Gate Implementations* 140
  - 3.1.5 *Five- and Six-Variable Maps* 142
  - 3.1.6 *Multiple Output Problems* 149
- 3.2 An Algorithmic Minimization Technique 160
  - 3.2.1 *Iterated Consensus for One Output* 161
  - 3.2.2 *Prime Implicant Tables for One Output* 164
  - 3.2.3 *Iterated Consensus for Multiple Output Problems* 171
- 3.3 Solved Problems 178
- 3.4 Exercises 225

## Chapter 4

### Solving Larger Problems 231

- 4.1 Delay in Combinational Logic Circuits 232
- 4.2 Adders 233
- 4.3 Decoders 237
- 4.4 Encoders and Priority Encoders 243
- 4.5 Multiplexers 245

- 4.6 Three-State Gates 247
- 4.7 Gate Arrays—ROMs, PLAs, and PALs 248
  - 4.7.1 *Designing with Read-Only Memories* 253
  - 4.7.2 *Designing with Programmable Logic Arrays* 254
  - 4.7.3 *Designing with Programmable Array Logic* 257
- 4.8 Larger Examples 260
  - 4.8.1 *Seven-Segment Displays (First Major Example)* 261
  - 4.8.2 *An Error Coding and Decoding System (Second Major Example)* 268
- 4.9 Solved Problems 275
- 4.10 Exercises 307

## Chapter 5

### Sequential Systems 323

- 5.1 Latches and Flip Flops 327
- 5.2 The Design Process for Synchronous Sequential Systems 336
- 5.3 Analysis of Sequential Systems 342
- 5.4 Flip Flop Design Techniques 350
- 5.5 The Design of Synchronous Counters 366
- 5.6 Design of Asynchronous Counters 376
- 5.7 Derivation of State Tables and State Diagrams 378
- 5.8 Solved Problems 393
- 5.9 Exercises 423

## Chapter 6

### Solving Larger Sequential Problems 439

- 6.1 Shift Registers 439
- 6.2 Counters 445
- 6.3 Programmable Logic Devices (PLDs) 453
- 6.4 Design Using ASM Diagrams 458

- 6.5 Hardware Design Languages 461
- 6.6 More Complex Examples 465
- 6.7 Solved Problems 471
- 6.8 Exercises 481

## Chapter 7

### Simplification of Sequential Circuits 487

- 7.1 A Tabular Method for State Reduction 489
- 7.2 Partitions 496
  - 7.2.1 *Properties of Partitions* 499
  - 7.2.2 *Finding SP Partitions* 500
- 7.3 State Reduction Using Partitions 503
- 7.4 Choosing a State Assignment 508
- 7.5 Solved Problems 514
- 7.6 Exercises 530

## Appendix A

### Laboratory Experiments 535

- A.1 Hardware Logic Lab 535
- A.2 WinBreadboard™ and MacBreadboard™ 539
- A.3 Introduction to LogicWorks 4 541
- A.4 Introduction to Altera Max+plusII 546
- A.5 A Set of Logic Design Experiments 550
  - A.5.1 *Experiments Based on Chapter 2 Material* 550
  - A.5.2 *Experiments Based on Chapter 4 Material* 551
  - A.5.3 *Experiments Based on Chapter 5 Material* 553
  - A.5.4 *Experiments Based on Chapter 6 Material* 557
- A.6 Layout of Chips Referenced in the Text and Experiments 559

## Index 563